**IP test template**

Revision history

|  |  |  |  |
| --- | --- | --- | --- |
| Revision | Date | Description | Author |
| 0.1 | 2016-11-14 | Initial | xxx |
| 0.2 |  |  |  |
|  |  |  |  |

# IP overview

## Introduce the IP’s test function and test diagram

xxxxxxxxx

# DFT/test

## Test scheme for OTP/analog macros

### Input/output test signal requirement

### Register setting

## Test scheme for special logic (asynchronous logic, clock generation logic, reset logic, etc)